The Curious Engineer

All blogs / FPGA / HDL

j-marjanovic.io

j-marjanovic.io

FPGA / HDLCPU / microarchitectureEmbedded / microcontrollers

’17’18’19’20’21’22’23’24’25’26
Posts
20 from 3 Feb 2017 to 29 Dec 2021
Posting
quiet since 2021
Kind
personal blog

2021 10

  1. Exploring the PS-PL AXI interfaces on Zynq UltraScale+ MPSoC
  2. Notes on "A Primer on Memory Consistency and Cache Coherence"
  3. Stratix V accelerator card from eBay, part 8
  4. Notes from Xilinx® Adapt 2021
  5. USB-to-UART cable from an old ISDN modem
  6. Notes from Chisel Community Conference China 2021
  7. Performance counters in Cache Coherent Interconnect in Zynq MPSoC
  8. Stratix V accelerator card from eBay, part 7
  9. Stratix V accelerator card from eBay, part 6
  10. Stratix V accelerator card from eBay, part 5

2020 4

  1. Stratix V accelerator card from eBay, part 4
  2. Stratix V accelerator card from eBay, part 3
  3. Stratix V accelerator card from eBay, part 2
  4. Stratix V accelerator card from eBay

2019 3

  1. Books read: Synchrotron Radiation Sources
  2. New Ubuntu, old problems with ModelSim
  3. Notes from FOSDEM 2019

2018 2

  1. Chisel tester with overridden step() method
  2. Blog restart

2017 1

  1. FOSDEM 2017